Cadence Expands Collaboration with Samsung Foundry to Advance 3D-IC Design
October 18, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc., a collaborative partner in the Samsung Advanced Foundry Ecosystem (SAFE), announced that it has expanded its collaboration with Samsung Foundry to accelerate 3D-IC design. Through the continued collaboration, the reference flow featuring the Cadence Integrity 3D-IC platform has been enabled to advance Samsung Foundry’s 3D-IC methodology. Using the Cadence platform, customers creating complex, next-generation hyperscale computing, mobile, automotive and AI applications can greatly optimize power, performance and area (PPA) for each die.
The PPA of a design can be impacted when chips are stacked in a 3D-IC configuration versus a 2D configuration due to the presence of large 3D structures like TSVs, which connect the stacked chips. In addition to blocking standard cell placement area, these structures block routing resources as well. The Cadence Integrity 3D-IC platform alleviates these traditional challenges, letting users create multiple TSV insertion scenarios and devise an optimal 3D structure placement on a die with reduced wirelength penalties while boosting PPA and productivity. The platform also lets users perform 3D-IC design planning, implementation and signoff from a single cockpit, making the design process faster and easier.
“Customers creating stacked die designs at advanced nodes are always looking to make use of the benefits of our technologies without compromising PPA,” said SangYun Kim, vice president of the Foundry Design Technology Team at Samsung Electronics. “The enablement that resulted from our collaboration with Cadence leverages advanced 3D-IC capabilities that provide our mutual customers with innovative techniques to build 3D designs without giving up PPA due to the additional structures introduced with multi-die stacking. After working with Cadence successfully on the 3D-IC system planning reference flow, we are confident our customers can achieve their own unique design goals for multi-die stacked designs.”
“Through our latest collaboration with Samsung Foundry, we’re enabling customers to circumvent the typical challenges that arise with 3D-IC design while optimizing PPA in parallel,” said Vivek Mishra, corporate vice president of the Digital and Signoff Group at Cadence. “The Integrity 3D-IC platform brings together leadingsilicon and package implementation with system analysiscapabilities, helping designers improve overall productivity. By leveraging Samsung Foundry’s advanced 3D-IC capabilities and the Integrity 3D-IC platform, our customers have access to an optimal solution for high-quality, multi-die implementation.”
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.