Cadence Extends Collaboration with TSMC, Microsoft to Advance Giga-Scale Physical Verification in the Cloud
April 18, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced an expanded collaboration with TSMC and Microsoft, focusing on accelerating the physical verification of giga-scale digital designs. Through this latest collaboration, mutual customers can shorten design schedules and reduce compute costs by adopting the Cadence® Pegasus™ Physical Verification System and TSMC technologies, leveraging the ready-to-use Cadence CloudBurst™ Platform and Microsoft Azure cloud.
Executing physical verification on large digital designs traditionally consumes significant compute resources for long periods of time—up to days—while requiring high-performance machines with large, expensive physical memory. Given that physical verification is one of the final tasks prior to tapeout, designers are under extreme pressure to meet aggressive design schedules and compute budgets.
The Cadence Pegasus Verification System was built from the ground up for massively distributed implementation on-premises and in the cloud. The Pegasus Verification System’s FlexCompute technology provides dynamic, automated CPU management, saving users from having to specify exact CPU requirements. FlexCompute also optimizes CPU utilization, providing the optimal balance between turnaround time and cloud compute resources. Initial results demonstrated that the Pegasus Verification System in the cloud provided optimal performance and a 20% reduction in cloud compute costs.
“Driven by the constant push to meet consumer demands while coping with increasingly larger design sizes, design teams can look to the cloud to verify designs with flexible compute resources,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “Our continued collaboration with Cadence and Microsoft through the TSMC OIP Cloud Alliance has given our mutual customers fast, easy access to our advanced technologies and Cadence’s leading design solutions in a cloud environment running on Microsoft Azure. This collective effort lets customers manage giga-scale designs effectively, so they can achieve significant run-time speedup and bring differentiated products to market sooner, with higher quality.”
“Through our latest work with TSMC and Microsoft, we’ve continued to deliver innovations that help customers resolve their most pressing physical verification design challenges,” said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. “Using our Pegasus Verification System with its FlexCompute technologies and the ready-to-use CloudBurst environment with the Microsoft Azure cloud platform and TSMC’s technologies gives our customers the competitive edge they need to efficiently manage compute costs for time-sensitive chip design projects.”
Mujtaba Hamid, GM Modeling and Simulation at Microsoft Azure, added, “As leading-edge designs create new challenges for engineering teams, we continue to optimize the Microsoft Azure cloud for silicon development to meet the complex, variable infrastructure needs of our mutual customers, extending the limits of giga-scale designs. Our continued collaboration with the Cadence and TSMC teams further advances cost-effective silicon design signoff via the cloud, enabling engineers to meet their time-to-market challenges while managing advanced-node complexity.”
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
05/03/2024 | Nolan Johnson, I-Connect007This week’s most important news is strategic—and telling. When one puts together the IPC industry reports, we simply have to include the recent conversation with Shawn DuBravac and Tom Kastner. On the design side, check out the latest “On The Line With…” podcast featuring Brad Griffin from Cadence Design Systems, discussing SI and PI in the realm of intelligent system design.
Synopsys, Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU
05/03/2024 | PRNewswireSynopsys, Inc. announced that Samsung Electronics has achieved successful production tapeout for its high-performance mobile SoC design, including flagship CPUs and GPUs, with 300MHz higher performance using Synopsys.ai™ full stack AI-driven EDA suite and a broad portfolio of Synopsys IP on Samsung Foundry's latest Gate-All-Around (GAA) process technologies.
Altair Acquires Research in Flight, Forging a New Path for Aerodynamic Analysis
05/03/2024 | AltairAltair a global leader in computational intelligence, announced it has acquired Research in Flight, maker of FlightStream®, which provides computational fluid dynamics (CFD) software with a large footprint in the aerospace and defense sector and a growing presence in marine, energy, turbomachinery, and automotive applications.
Real Time with… IPC APEX EXPO 2024: Software Solutions for Circuit Board Challenges
05/03/2024 | Real Time with...IPC APEX EXPONolan Johnson speaks with Will Webb from Aster Technologies about their software solutions for design teams, manufacturing, test engineers, and process engineers. Aster's software addresses the increasing complexities of circuit boards and the need for alternative testing methods.
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.