Cadence Custom/Analog Design Migration Flow Accelerates Adoption of TSMC Advanced Process Technologies
September 26, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced the expansion of its node-to-node design migration flow based on the Cadence® Virtuoso® Studio, which is compatible with all TSMC advanced nodes, including the latest N3E and N2 process technologies. This generative design migration flow was developed by Cadence and TSMC to provide joint customers with a simplified and automated approach to migrating custom and analog IC designs among TSMC’s advanced process technologies. Customers already using the flow have successfully reduced migration time by up to 3X when compared with manual migration.
Virtuoso Studio facilitates the migration of schematic cells, parameters, pins and wiring from one TSMC process node to another. The Virtuoso ADE Suite’s simulation and circuit optimization environment then tunes and optimizes the new schematic to ensure the design achieves all required specifications and measurements. Cadence and TSMC customers can then automatically recognize and extract groups of devices in an existing layout, and apply them to similar groups in the new layout, using Virtuoso Layout Suite’s generative design technology.
This flow allows customers to migrate a wide range of analog designs on TSMC process technologies. TSMC process nodes supported by this flow include:
- N40 to N22
- N22 to N12
- N12 to N6
- N6 to N4
- N5 to N3E
- N4/N5 to N3E
- N3E to N2
“Many TSMC customers are looking to migrate legacy designs to TSMC advanced processes to take full advantage of the higher performance and lower power benefits that TSMC provides,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “We have worked closely with Cadence to offer our mutual customers the ability to easily migrate their valuable custom IP. These enhanced PDKs and methodologies simplify and accelerate the design migration process and speed time to market.”
“Through the expansion of our collaboration with TSMC on custom/analog process migration, our joint customers benefit from our generative technologies that make custom/analog migration simpler and less time-consuming,” said Tom Beckley, senior vice president and general manager in the Custom IC & PCB Group at Cadence. “Using our new Virtuoso Studio, we’ve developed an advanced migration flow to help our mutual customers be more productive and meet stringent time-to-market goals.”
Cadence Virtuoso Studio supports the Cadence Intelligent System Design™ strategy, enabling system-on-chip (SoC) design excellence.
Suggested Items
TSMC Certifies Ansys Multiphysics Platforms, Enabling Next-Gen AI and HPC Chips
04/30/2024 | PRNewswireAnsys announced the certification of its power integrity platforms for TSMC's N2 technology full production release. Both Ansys RedHawk-SC and Ansys Totem are certified for power integrity signoff on the N2 process, delivering significant speed and power advantages for high performance computing, mobile chips, and 3D-IC designs.
TSMC Celebrates 30th North America Technology Symposium
04/29/2024 | TSMCTSMC unveiled its newest semiconductor process, advanced packaging, and 3D IC technologies for powering the next generation of AI innovations with silicon leadership at the Company’s 2024 North America Technology Symposium.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
TSMC Arizona, U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding
04/09/2024 | TSMCTSMC announced that the U.S. Department of Commerce and TSMC Arizona have signed a non-binding preliminary memorandum of terms (PMT) for up to US$6.6 billion in direct funding under the CHIPS and Science Act.