Mentor Graphics White Paper: Reduce PCB Failure Rates


Reading time ( words)

Industry statistics indicate field failure rates of up to 15–20% in the first year for newly launched electronic products, resulting in warranty claims and high levels of field returns. In harsh environments, fatigue can be responsible for up to 20% of these product failures. 

Analyzing vibration and acceleration is vital to preventing product failures due to fatigue. However, current methods of analysis, such as physical HALT, are often too costly and time-consuming to conduct for every new product. 

The new Xpedition Design for Reliability (DfR) functionality empowers design teams to simulate vibration and acceleration effects throughout the design creation process to detect issues early, improving design quality and decreasing time-to-market for electronic products. 

Read Mentor Graphics' new white paper to learn how to reduce product failures and ensure a successful product release.

Share

Print


Suggested Items

‘The Trouble with Tribbles’

06/17/2021 | Dana Korf, Korf Consultancy
The original Star Trek series came into my life in 1966 as I was entering sixth grade. I was fascinated by the technology being used, such as communicators and phasers, and the crazy assortment of humans and aliens in each episode. My favorite episode is “The Trouble with Tribbles,” an episode combining cute Tribbles, science, and good/bad guys—sprinkled with sarcastic humor.

IPC-2581 Revision C: Complete Build Intent for Rigid-Flex

04/30/2021 | Ed Acheson, Cadence Design Systems
With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.

Why We Simulate

04/29/2021 | Bill Hargin, Z-zero
When Bill Hargin was cutting his teeth in high-speed PCB design some 25 years ago, speeds were slow, layer counts were low, dielectric constants and loss tangents were high, design margins were wide, copper roughness didn’t matter, and glass-weave styles didn’t matter. Dielectrics were called “FR-4” and their properties didn’t matter much. A fast PCI bus operated at just 66 MHz. Times have certainly changed.



Copyright © 2021 I-Connect007. All rights reserved.