PCB Signal Integrity Optimization Using X-ray Metrology


Reading time ( words)

Murphy’s Law

It happens again. A new backbone router/switch build or a line card upgrade is approaching completion when something goes wrong. The system won’t operate at the targeted data rate. Deadlines are looming and the root cause of the problem is buried somewhere in a big rack of electronic components. The integrated circuits were all speed tested prior to printed circuit board assembly. There must be a problem in the system assembly, but where?

For some time, control of printed circuit board manufacturing to specification has relied primarily on coupon tests. These are time-consuming and often poorly represent the live portion of a panel, much less a population of panels. Modifications to designs, variations in line and space widths, and misalignment of layers can occur without the supplier being aware of the impact these changes have on the system’s performance. Electrical test methodologies for bare boards are difficult to maintain, expensive, and provide limited information. Engineers are left to commit large amounts of money to board builds and cloud server manufacturing and hope the PCBs perform per design.

The challenge is getting harder

As the industry moves rapidly to full deployment of 28 Gbps backplanes, many cloud hardware and PCB manufacturers are just beginning to regain confidence that what they build will work as intended. But 56 Gbps backplanes are just around the corner, or already in the driveway for some companies. And line cards are not far behind. These faster data rates require even tighter design compliance and PCB process control.

Certainly, much of this battle will be fought on the design side. Single layer routing, sacrificial vias, and other techniques can mask PCB process variation. But is this the most desirable or cost-effective solution? The time is right for a new generation of metrology tools that will enable PCB manufacturers to build better products and for network designers to unleash the performance of their products without worrying about variances in as-built boards.

To read the full version of this article which appeared in the October 2017 issue of The PCB Magazine, click here.

Share


Suggested Items

In Deep: The Art and Science of DFM with Gary Ferrari

02/08/2017 | Andy Shaughnessy, PCBDesign007
When the topic of DFM techniques came up, I knew I had to talk with Gary Ferrari of FTG Corp. Gary has been involved with designing and manufacturing PCBs for decades, and he’s the past co-founder and executive director of the IPC Designers Council. I caught up with Gary between Thanksgiving and Christmas, and we conducted the following interview.

True DFM: Taking Control of Your EDA Tool

02/01/2017 | Kelly Dack, CID+
We PCB designers are doing some truly great things with our layout tools. But we must remember that these tools are so powerful that they will sometimes allow us to design things that can’t be manufactured! We must collaborate with our fabricator and assembly brethren and embrace the best DFM practices, or face the consequences downstream.

Designers Notebook: Flexible and Rigid-Flex Circuit Design Principles, Part 6

05/26/2016 | Vern Solberg, Consultant
The designer is generally under pressure to release the documentation and get the flexible circuit into production. There is, however, a great deal at risk. Setting up for medium-to-high volume manufacturing requires significant physical and monetary resources. To avoid potential heat from management, the designer must insist on prototyping the product and a thorough design review prior to release.



Copyright © 2017 I-Connect007. All rights reserved.