Sierra Circuits to Hold Signal Integrity & Power Integrity Workshop


Reading time ( words)

Sierra Circuits will host a SI/PI workshop presented by DesignCon 2017 Engineer of the Year, Heidi Barnes, and Signal Integrity Application Scientist, Tim Wang-Lee, from Keysight Technologies on September 12-13, 2019 at Levi's Stadium in Santa Clara, California.

This intensive signal integrity and power integrity workshop provides you with the necessary skills to tackle everyday SI and PI challenges with Keysight PathWave advanced design system (ADS).

The SI session starts with the holistic approach to solve any signal integrity problems by using analysis techniques such as eye diagram, mixed-mode S-parameters, time domain reflectometry (TDR) and single pulse response. The session continues to exercise the techniques in design and exploration of single-ended and differential channels. Finally, the SI workshop concludes with EM model extraction and investigation of application and standards.

In the PI sessions, we cover the elegant flat impedance design technique and explore the cohesive ADS Power Integrity eco-system. In the process of PI eco-system simulations, you will use impedance vs. frequency data to create measured models, estimate decoupling capacitance, and debug noise ripple on a power rail.

The combination of lecture and hands-on exercises allows attendees to explore the presented topics in real-time while being mentored by an expert in the field. The hands-on approach allows you to gain confidence in your ability to apply these skills on your own, at your workplace. You will learn to design, simulate and troubleshoot most common signal integrity and power integrity related issues.

To book a spot or have more information, email Lucy at lucyi@protoexpress.com.

Share

Print


Suggested Items

‘The Trouble with Tribbles’

06/17/2021 | Dana Korf, Korf Consultancy
The original Star Trek series came into my life in 1966 as I was entering sixth grade. I was fascinated by the technology being used, such as communicators and phasers, and the crazy assortment of humans and aliens in each episode. My favorite episode is “The Trouble with Tribbles,” an episode combining cute Tribbles, science, and good/bad guys—sprinkled with sarcastic humor.

IPC-2581 Revision C: Complete Build Intent for Rigid-Flex

04/30/2021 | Ed Acheson, Cadence Design Systems
With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.

Why We Simulate

04/29/2021 | Bill Hargin, Z-zero
When Bill Hargin was cutting his teeth in high-speed PCB design some 25 years ago, speeds were slow, layer counts were low, dielectric constants and loss tangents were high, design margins were wide, copper roughness didn’t matter, and glass-weave styles didn’t matter. Dielectrics were called “FR-4” and their properties didn’t matter much. A fast PCI bus operated at just 66 MHz. Times have certainly changed.



Copyright © 2021 I-Connect007. All rights reserved.