Keysight, ROHM Enable Designers to Rapidly Modify SMPS Reference Design for SiC Power Devices
October 8, 2020 | Business WireEstimated reading time: 2 minutes
Keysight Technologies, Inc., a leading technology company that helps enterprises, service providers and governments accelerate innovation to connect and secure the world, and ROHM Semiconductor, a leading semiconductor company, jointly announce a PathWave Advanced Design System (ADS)-compatible workspace that enables designers to perform pre-compliance testing on virtual prototypes of switched-mode power supply (SMPS) designs. This new capability saves time and cost by catching errors early in the design before they become a big problem.
Demand for SMPS is driven by the need for greater efficiency, increased power density and lower cost. Fast, low-loss switches made from silicon carbide (SiC) and related materials will power future applications due to the high performance and efficiency they enable. However, unwanted side effects from high-speed switching include voltage spikes (“ringing”). In addition, it is more difficult to meet conducted and radiated electromagnetic interference (EMI) specifications in higher speed designs. Pre-compliance analysis of a “virtual prototype” or “digital twin” is ideal for managing this challenge, but previously required expertise to build and use the necessary design information, called a “workspace.”
To address this, Keysight teamed with ROHM to create the “twin” of ROHM’s reference design (model P01SCT2080KE-EVK-001) available to mutual customers via Keysight’s website.
Virtual prototypes are complementary to physical prototypes. Physical prototypes are the gold standard for compliance and measured characteristics, but have several drawbacks including: expensive and time consuming to design, build and measure; are vulnerable to catastrophic failure (the infamous “smoke test” that produces actual smoke); and it is hard to get a measurement probe onto interior nodes.
In contrast, virtual prototypes are easy to change and while they do flag device overstress as warning messages during simulation, they never emit real smoke. The voltage, current and fields at every spatial point in the 3D grid and every time step in the simulation can be recorded and made accessible for plotting, even points that are physically inaccessible in the real world such as inside a semiconductor package.
“Many of our customers struggle to deal with layout effects when current slew rate in the switched loop exceeds 1A/ns because even tiny parasitic inductances cause ringing. Suppressing EMI is also a big challenge for them,” said Ippei Yasutake, Group Leader at ROHM. “The digital twin gives our customers the insights they need to make changes without running into problems.”
“This is going to be a big timesaver for anyone wanting to get the most out of designs that use wide bandgap power devices. The layouts can be hard to tame, and EM extraction is key. This workspace and application-specific tool like PEPro makes things much easier,” said Steve Sandler, Managing Director, Picotest.
“SMPS engineers tell me they are all struggling with is designing in this the high di/dt era,” said Yang Zou, Director of Emerging Business at Keysight’s PathWave Software Solutions division. “They really see the value when I explain the pre-compliance ‘virtual prototyping’ capability of this new workspace.”
Suggested Items
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.
IPC Design Competition Champion Crowned at IPC APEX EXPO 2024
04/24/2024 | IPCAt IPC APEX EXPO 2024 in Anaheim, California, five competitors squared off to determine who was the best of the best at PCB design.