Surrey Working Toward High-performing Wearable, Eco-disposable AI Electronics
October 30, 2020 | University of SurreyEstimated reading time: 1 minute
The University of Surrey has unveiled a device with unique functionality that could signal the dawn of a new design philosophy for electronics, including next-generation wearables and eco-disposable sensors.
In a study published in Advanced Intelligent Systems, researchers from the University of Surrey detail how their device, called the Multimodal Transistor (MMT), overcomes long-standing challenges and can perform the same operations as more complex circuits.
One of the breakthroughs is the MMT’s immunity to parasitic effects that reduce a transistor’s capacity to produce uniform, repeatable signals. These have hindered traditional “floating gate” designs ever since their invention in 1967, but this new structure promises efficient analogue computation for robotic control, AI and unsupervised machine learning.
Traditionally, gate electrodes are used to control a transistor’s ability to pass current. With Surrey’s device, on/off switching is controlled independently from the amount of current passing through the structure. This allows the MMT to operate at a higher speed than comparable devices and to have a linear dependence between input and output, essential for ultra-compact digital-to-analogue conversion. This also gives engineers unprecedented freedom of design, which could lead to greatly simplified circuits.
Dr Radu Sporea, Project Lead and Senior Lecturer in Semiconductor Devices at the University of Surrey, said: “Our Multimodal Transistor is a paradigm shift in transistor design. It could change how we create future electronic circuits. Despite its elegantly simple footprint, it truly punches above its weight and could be the key enabler for future wearables and gadgets beyond the current Internet of Things.”
Eva Bestelink is the co-inventor of the MMT. She chose to study Electronic Engineering at the University of Surrey after a career change. Eva said: “It has been an incredible journey since approaching Dr Sporea during my BEng with the idea to create a device based on neural function. When we started in 2017, we could not imagine all the benefits that would result from a relatively simple device design. I am lucky to be part of a group that is open-minded and willing to explore new ideas.”
Suggested Items
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.
IPC Design Competition Champion Crowned at IPC APEX EXPO 2024
04/24/2024 | IPCAt IPC APEX EXPO 2024 in Anaheim, California, five competitors squared off to determine who was the best of the best at PCB design.
Altus Group Helps BitBox Unlock Productivity and Efficiency Gains with New Reflow Oven
04/22/2024 | Altus GroupAltus Group, a leading provider of capital equipment, has recently assisted BitBox, a UK-based electronics design, engineering and manufacturing company in upgrading its operations with the implementation of a new reflow oven from Heller Industries.
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.