-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Growing Industry
In this issue of PCB007 Magazine, we talk with leading economic experts, advocacy specialists in Washington, D.C., and PCB company leadership to get a well-rounded picture of what’s happening in the industry today. Don’t miss it.
The Sustainability Issue
Sustainability is one of the most widely used terms in business today, especially for electronics and manufacturing but what does it mean to you? We explore the environmental, business, and economic impacts.
The Fabricator’s Guide to IPC APEX EXPO
This issue previews many of the important events taking place at this year's show and highlights some changes and opportunities. So, buckle up. We are counting down to IPC APEX EXPO 2024.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - pcb007 Magazine
Designing PCBs With Additive Traces
April 28, 2022 | Tomas Chester, Chester Electronic DesignEstimated reading time: 2 minutes
Advances in technology have been clear to see within the component packaging industry, as the ball grid array (BGA) package sizes reduce from 1.0 mm pitch to 0.8 mm, 0.4 mm, and even beyond. However, while these improvements have occurred with component packages, it has become increasingly more difficult to break out and route the dense circuitry associated with these parts. Currently, the high-density interconnect (HDI) method typically used for the breakout of such parts has been to create the smallest possible subtractive-etched traces with microvias to allow for connections and escapes on the innerlayers of your PCB.
Now there are new fabrication processes that change how we can approach some of these layout difficulties. Additive and semi-additive construction now allows us to get down below 0.075 mm trace and gap sizes easily and reliably, however, utilizing it brings its own series of challenges to the table. Before designers and engineers can start to use this technology, we need to understand the difference between the standard subtractive fabrication method and these new additive fabrication methods, as well as their respective design requirements for trace impedance, and the signal integrity impact from routing traces closer together.
Subtractive vs. Additive
Let's start by taking a brief high-level view of the different fabrication processes. With subtractive fabrication, our PCBs start with a base layer of copper of some thickness already laminated to the substrate. Then copper is electrolessly plated onto the board’s outer layers, including inside the drill and via holes. A design image is then applied, an etch resist plated onto the exposed traces and holes, after which etching will occur. This is our subtractive step, where we remove the copper in areas where there was no image applied. This is also the limiting step in the subtractive fabrication process, because as we etch vertically down through the copper, the etching agents also remove copper in a horizontal direction, under the applied design image. The result of this process is a final copper trace cross-section with a trapezoidal shape. The critical concern here is that if the trace height is half as tall as its width, likely the etching process will remove the trace.
With additive fabrication, the process can be imagined as similar to 3D printing. The PCB starts with no copper on the laminate material and is instead “built” up on top of a thin seed layer of electroless copper, or on top of a thin laminated copper foil. This not only allows for trace and gap sizes down to 0.010 mm; it also creates a trace cross-section that has a rectangular shape.
To read this entire article, which appeared in the April 2022 issue of Design007 Magazine, click here.
Suggested Items
Insulectro’s 'Storekeepers' Extend Their Welcome to Technology Village at IPC APEX EXPO
04/03/2024 | InsulectroInsulectro, the largest distributor of materials for use in the manufacture of PCBs and printed electronics, welcomes attendees to its TECHNOLOGY VILLAGE during this year’s IPC APEX EXPO at the Anaheim Convention Center, April 9-11, 2024.
ENNOVI Introduces a New Flexible Circuit Production Process for Low Voltage Connectivity in EV Battery Cell Contacting Systems
04/03/2024 | PRNewswireENNOVI, a mobility electrification solutions partner, introduces a more advanced and sustainable way of producing flexible circuits for low voltage signals in electric vehicle (EV) battery cell contacting systems.
Heavy Copper PCBs: Bridging the Gap Between Design and Fabrication, Part 1
04/01/2024 | Yash Sutariya, Saturn Electronics ServicesThey call me Sparky. This is due to my talent for getting shocked by a variety of voltages and because I cannot seem to keep my hands out of power control cabinets. While I do not have the time to throw the knife switch to the off position, that doesn’t stop me from sticking screwdrivers into the fuse boxes. In all honesty, I’m lucky to be alive. Fortunately, I also have a talent for building high-voltage heavy copper circuit boards. Since this is where I spend most of my time, I can guide you through some potential design for manufacturability (DFM) hazards you may encounter with heavy copper design.
Trouble in Your Tank: Supporting IC Substrates and Advanced Packaging, Part 5
03/19/2024 | Michael Carano -- Column: Trouble in Your TankDirect metallization systems based on conductive graphite or carbon dispersion are quickly gaining acceptance worldwide. Indeed, the environmental and productivity gains one can achieve with these processes are outstanding. In today’s highly competitive and litigious environment, direct metallization reduces costs associated with compliance, waste treatment, and legal issues related to chemical exposure. What makes these processes leaders in the direct metallization space?
AT&S Shines with Purest Copper on World Recycling Day
03/18/2024 | AT&SThe Styrian microelectronics specialist AT&S is taking World Recycling Day as an opportunity to review the progress that has been made in recent months at its sites around the world in terms of the efficient use of resources: