Optimization of Acid Copper Electrodeposition Processes for High-Throwing Power DC Plating

Reading time ( words)

Perhaps one of the three most fundamental aspects of printed circuit fabrication is the metallization and electroplating of throughhole vias and blind via interconnections. Ideally, one should also include fine-line imaging of increasingly smaller feature sizes and via formation, whether by mechanical or laser methods.

Indeed, the foundation of technology roadmaps should, at the very least, encompass a discussion of line widths and spaces, PTH and blind via aspect ratios, and a metric that defines acceptability of plating uniformity and throwing power. These same parameters have been used for nearly four decades to quickly quantify the capability of a fabricator to profitably produce traditional boards. The ability to image conductor lines, and perhaps even more important, the insulating airspace between them, is considered a key characteristic. With surface mount components, a dramatic decrease in plated via hole diameter requirements occurred, and as a result, via holes have become simple vertical interconnections. Now, under competition from laser drilling, both drill bit and machine technology have driven mechanical holes capability much smaller.

In the most recent release of the IPC Technology Roadmap, PTH and blind via diameters and aspect ratios have been defined as to the technology sector where the boards are used. In order to provide a list of key attributes (layer counts, board thickness, number and diameters of vias, etc.) for the PCB, emulators are employed. Emulators (synthetic) are representations of a category of product, combining the attributes common to the type to avoid concerns about disclosure of specific company-proprietary designs. Technologists from around the world were asked to provide their respective view of the PCB technology required for the emulator. This exercise is critical in developing and understanding roadmaps.

Read The Full Article Here

Editor's Note: This article originally appeared in the May 2015 issue of The PCB Magazine.



Suggested Items

Streamlining Inspection and Verification

01/23/2020 | Barry Matties, I-Connect007
Barry Matties speaks with Vladi Kaplan, VP of marketing for CIMS, about the company’s newest verification station, the benefits operators will see from its colorized real-time video, and how it makes verification much faster and much more efficient for companies pushing 100% inspection.

CES 2020: Here We Are Again

01/07/2020 | Dan Feinberg, Technology Editor, I-Connect007
Here we are again at what is probably the largest and most fascinating technology event globally—CES. It is hard for me to believe that as a post-semi-retirement activity for me, I have been attending and writing about CES for over 20 years. The much progress that has taken place is immense, and the rate of change has also accelerated.

Calumet Electronics and Averatek Team Up on A-SAP

12/02/2019 | Nolan Johnson, PCB007
Nolan Johnson talks with Brian Hess of Calumet Electronics and Mike Vinson of Averatek about the new, insertable additive processes that the companies are working on together to help factories running primarily subtractive processes to quickly convert to very high-density interconnect (HDI) features, including trace and space from 2.5-mil line and space to 1-mil line and space and below.

Copyright © 2020 I-Connect007. All rights reserved.