Characterization of PCB Material & Manufacturing Technology for High-Frequency

Reading time ( words)


Today's electronics industry is changing at a rapid pace. The root causes are manifold. The world population is growing toward eight billion, which gives rise to new challenges in terms of urbanization, mobility and connectivity. Consequently, numerous new business models for the electronic industry will develop. Connectivity will influence our lives more than ever. Concepts like Industry 4.0, Internet of Things, M2M communication, smart homes and communication in, or to cars are maturing. All these applications are based on the same demanding requirement—a considerable amount of data and increased data transfer rate. These arguments present major challenges to PCB design and manufacturing.

This paper investigates the impact of different PCB manufacturing technologies and their relation to high-frequency behavior. In the course of the paper a brief overview of PCB manufacturing capabilities will be presented. Moreover, signal losses in terms of frequency, design, manufacturing processes, and substrate materials are investigated. The aim of this paper is to develop a concept to use materials in combination with optimized PCB manufacturing processes, which allows a significant reduction of losses and increased signal quality.

First analysis demonstrates that for increased signal frequency, demanded by growing data transfer rate, the capabilities to manufacture high-frequency PCBs become a key factor in terms of losses. Base materials with particularly high-speed properties like very low dielectric constants are used for efficient design of high-speed data link lines. Furthermore, copper foils with very low treatment are to be used to minimize loss caused by the skin effect. In addition to the materials composition, the design of high-speed circuits is optimized with the help of comprehensive simulation studies.

The work on this paper focuses on requirements and main questions arising during the PCB manufacturing process in order to improve the system in terms of losses. For that matter, there are several approaches that can be used. For example, the optimization of the structuring process, the use of efficient interconnection capabilities, and dedicated surface finishing can be used to reduce losses and preserve signal integrity.

In this study, a comparison of different PCB manufacturing processes by using measurement results of demonstrators that imitate real PCB applications will be discussed. Special attention will be drawn to the manufacturing capabilities that are optimized for high-frequency requirements and focused to avoid signal loss. Different line structures like microstrip lines, coplanar waveguides, and surface integrated waveguides are used for this assessment.

This research was carried out by Austria Technologie & Systemtechnik AG (AT&S AG), in cooperation with Vienna University of Technology, Institute of Electrodynamics, Microwave and Circuit Engineering.


Several commercially available PCB fabrication processes exist for manufacturing PCBs. In this paper two methods, pattern plating and panel plating, were utilized for manufacturing the test samples.

The first step in both described manufacturing processes is drilling, which allows connections between different copper layers. The second step for pattern plating (see figure 1) is the flash copper plating process, wherein only a thin copper skin (flash copper) is plated into the drilled holes and over the entire surface. On top of the plated copper a layer of photosensitive etch resist is laminated which is subsequently imaged by ultraviolet (UV) light using a negative film. Negative film imaging is exposing the gaps in between the traces to the UV light. In developing process the non-exposed dry film is removed with a sodium solution. After that, the whole surrounding space is plated with copper and eventually covered by tin. The tin layer protects the actual circuit pattern during etching. The pattern plating process shows typically a smaller line-width tolerance, compared to panel plating, because of a lower copper thickness before etching. The overall process tolerance for narrow dimensions in the order of several tenths of µm is approximately ± 10%.


Figure 1 (left) - Pattern plating; Figure 2 (right) - panel plating.

The second typical PCB manufacturing process is panel plating (see Figure 2). In this process, after drilling, the entire panel is plated with copper. On top of the plated copper a layer of photosensitive etch resist is laminated. After that, there is positive film imaging, whereby the actual circuit pattern is exposed to UV light. After developing, the copper is etched with a chemical wet process and in the last step the etch resist is removed and the copper structure is finished. It should be noted that in panel plating the etching is applied on the whole thickness of plated copper and copper foil. During panel plating the copper thickness varies up to ± 3% only, because of the uniform plating method. However, the distribution of the etching solution on the surface is unequal; a lower exchange of etching solution and copper occurs in the center and somewhat more on the edges of a production panel. This is called “puddling effect.” The consequences are wider lines in the center and narrower lines at the edges of each panel. The overall process tolerance for narrow dimensions in the order of several tenths of µm is approximately ± 20%.


Suggested Items

I-Connect007 Editor’s Choice: Five Must-Reads for the Week

01/27/2023 | Nolan Johnson, I-Connect007
This week, the IPC APEX EXPO event has cast a long shadow across the news feeds. No, that’s not the right metaphor. No, not a shadow; shadows are dark. It would be more accurate to say IPC APEX EXPO cast a beam of illumination upon the news feeds for the electronics manufacturing industry. To that end, the APEX EXPO news makes a prominent appearance in this week’s editor’s picks.

Integra: Redefining Die Prep in the U.S.

01/25/2023 | Matt Bergeron, Integra
Integra is one of the largest and most experienced semiconductor die prep, assembly, test, and qualification facilities in the United States, with locations in both Wichita, Kansas, and Silicon Valley. At the recent IPC Advanced Packaging Symposium, Integra was invited to present information about how we meet our customers’ specific needs.

Ventec: Contextualizing the CHIPS Act

01/05/2023 | Nolan Johnson, I-Connect007
Nolan Johnson hears from Alun Morgan, Technology Ambassador at Ventec, and Mark Goodwin, Ventec’s COO, about the benefits and risks posed by new PCB-oriented legislation in the U.S. and Europe. Faced with a rapidly consolidating industry, especially in the face of mounting pressure from the Russia-fueled energy crisis, government intervention is a welcome prospect—as long as legislators are committed to addressing the full scope of the issue, including the supply chain’s migration to Asia. Ventec is hopeful that, having been called on to educate government officials on the challenges facing the industry, they will help spur future legislative changes that will protect and grow the industry’s interests.

Copyright © 2023 I-Connect007 | IPC Publishing Group Inc. All rights reserved.