The Shaughnessy Report: Squeezing Seconds Out of the Design Cycle


Reading time ( words)

It’s almost that bad, isn’t it?

When you’re designing a board, time is always your enemy. Your deadline is around the corner, and you can’t be late. (You’re going to catch the blame anyway, even if it’s not your fault.) So you constantly look for ways to shorten your design cycle, even if it means squeezing out a few seconds here and there.

That’s what we learned when we surveyed our readers recently. PCB designers said that time pressure was one of their least favorite parts of the job, and in some cases, they were ready to retire just to avoid design cycle challenges. I imagine that many of you near retirement, and that’s quite a few of you, feel the same way.

In the survey, we started by asking readers to rank the importance of reducing their companies’ PCB design cycles. A total of 88% ranked reducing the design cycle at least a 7 on a scale of 1–10.

We decided to cut to the chase. We asked, “What are the biggest bottlenecks in your PCB design cycle?” The answers were illuminating: 

  • The design is not ready for layout when we get it
  • Schematic finalizations
  • Customer unknowns
  • Engineering changes
  • Library updates
  • Procurement of samples (a slow purchasing department)
  • Footprint validation
  • The PCB designer 

Then we asked, “What tools or methods do you use to accelerate your design cycle?” I expected to hear about lines of spreadsheets or proprietary processes, but check out these replies: 

  • Do it right the first time
  • Reuse of designs
  • Mentor Xpedition
  • Cadence Allegro
  • PADS
  • HyperLynx
  • Use our normal app but try to stay on top of app improvements
  • Inside tools
  • Third-party software enhancements to CAD tools
  • No unnecessary meetings— most are a waste of time
  • CAD DRC rules
  • CircuitSpace, script automation (dalTools), wearing multiple shirts, overtime
  • 3D printers

To read this entire article, which appears in the October issue of The PCB Design Magazine, click here.

Share

Print


Suggested Items

Managing Footprints With Integrated EDA Tools

02/23/2021 | Matt Walsh, Siemens Digital Industries Software
Electronics companies are always under great pressure to continually grow and innovate. In addition to navigating ever-accelerating design cycles, they must also address and overcome generational complexities associated with their products, the underlying components they use, and the human capital accountable for delivering on time and on budget. Electronics firms can ill afford the time and resource inefficiencies associated with manually correcting design errors, poor library data integrity, or other inconsistencies leading to missed deadlines or even costly re-spins.

A Library Management Cautionary Tale

02/12/2021 | Steven V. Chavez, CID+
The library management of footprints, land patterns, or cells—however you refer to them in your ecosystem—is one of the most critical items in the foundation of any PCB or CCA design. When I was asked to write an article on this topic, so many thoughts and experiences instantly flooded my mind. After 30+ years of designing PCBs throughout the industry, I have my share of experiences and stories about footprints. One particular experience stands out.

Best Practices: Footprint Design and CAD Library Management

02/09/2021 | I-Connect007 Editorial Team
The I-Connect team spoke with Altium’s John Watson about the hurdles surrounding footprints and footprint design. John talks about how being proactive and improving the CAD library can better QC processes and help protect against footprint difficulties.



Copyright © 2021 I-Connect007. All rights reserved.