-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Estimated reading time: 1 minute
Beyond Design: PDN Planning and Capacitor Selection, Part 2
In last month’s column, PDN Planning and Capacitor Selection Part 1, we looked closely at how to choose the right capacitor to lower the AC impedance of the power distribution network (PDN) at a particular frequency. We also examined capacitor properties and types of capacitors that are readily available and touched on the target frequency approach for analyzing a PDN. This month we will continue on from there looking at the one-capacitor-value-per-decade and optimized value approaches.
Figure 4 shows the effect of using the one-value-per-decade approach where capacitors from each decade are added in parallel. Now to be fair, I have added three of each value from 100uF to 1pF to total 27 capacitors as the target frequency approach, in Figure 2, had a total of 29 capacitors. In this case, the impedance is below the target impedance from 10KHz to 110MHz.
Figure 4: One value capacitor per decade approach.
Notice how the combination of capacitors causes anti-resonant (parallel resonant) peaks where the higher frequency capacitor goes capacitive while the lower frequency capacitor is inductive. This occurs as the LC network produced by the combination is effectively a tank circuit that has parallel resonance at the crossing frequency. This happens each time a different value of capacitor is added. These peaks exceed the 60mΩ impedance of the V shape of the target frequency approach--some as high as 800mΩ below 1GHz which is 13 times higher than the target impedance. If an odd harmonic was to fall on that particular frequency, then emissions would also be very high at that frequency. From extensive simulations, I have noticed that there is a direct correlation between AC impedance peaks and electromagnetic radiation. In fact, if a board fails electromagnetic compliancy, emissions can be dampened by changing the capacitors to ones that have a self-resonant frequency (SRF) close to the radiating frequency.Read the full column here.Editor's Note: This column originally appeared in the January 2014 issue of The PCB Design Magazine.
More Columns from Beyond Design
Beyond Design: The Art of Presenting PCB Design CoursesBeyond Design: Embedded Capacitance Material
Beyond Design: Return Path Optimization
Beyond Design: Just a Matter of Time
Beyond Design: Design Success with IPC Standards
Beyond Design: Integrating AI Into PCB Design Flow
Beyond Design: Standing Waves in Multilayer PCB Plane Cavities
Beyond Design: Balancing Trade-offs for Optimal PCB Design