-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Growing Industry
In this issue of PCB007 Magazine, we talk with leading economic experts, advocacy specialists in Washington, D.C., and PCB company leadership to get a well-rounded picture of what’s happening in the industry today. Don’t miss it.
The Sustainability Issue
Sustainability is one of the most widely used terms in business today, especially for electronics and manufacturing but what does it mean to you? We explore the environmental, business, and economic impacts.
The Fabricator’s Guide to IPC APEX EXPO
This issue previews many of the important events taking place at this year's show and highlights some changes and opportunities. So, buckle up. We are counting down to IPC APEX EXPO 2024.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - pcb007 Magazine
Kelvin Characterization to Accurately Predict Copper Thickness
July 1, 2019 | Article by Brandon Sherrieb, Integrated Test CorporationEstimated reading time: 3 minutes
Background
A few years ago at Integrated Test Corporation, we found that the reaction plan for void fallout at electrical test was ineffective and not standardized. Like many PCB manufacturing facilities (including a Sanmina shop that I used to work at), the reaction plan consisted of cross section analysis to determine the void type.
Then, based on the type of void, we would either thermal stress and cross section coupons from passing boards or process passing boards through reflow simulation and retest electrical continuity for disposition.
In addition to these reaction plans, another that I have experienced at Sanmina included one where circuit boards would be processed numerous times through a micro-etch process and retested for electrical continuity if voiding was found within unfilled holes. If the panels withstood that, they should be okay, right? Unfortunately, none of these disposition methods are robust enough to ensure that vias with marginal connection are caught before shipment. As we all know, a few holes within a coupon is hardly representative of the thousands of holes within a circuit board, and processing production orders through a reflow simulation or micro-etch before assembly will negatively impact the life of that PCB.
Therefore, the only way to ensure that marginal products are not being shipped to the customer is to perform an electrical test on those suspect vias at a low enough resistance where minor differences between vias can be observed. A method that was evaluated and proven successful would be four-wire Kelvin testing; if characterized properly for your process, it can distinguish differences in copper thickness between holes. A failure discovered by this testing method is depicted in Figure 1.
Figure 1: Example of low copper discovered
At the time, Integrated Test Corporation did have Kelvin probes and a flying probe tester that was capable of performing the testing process. However, it had not been properly set up to accurately predict what the resistance measurements should be based on the aspect ratio of the via and the amount of copper in the hole.
The first few times the process was used, all that was accomplished was to indicate which holes had resistance measurements outside of the normal distribution of results. These were then sectioned, and it was found that they would have met the minimum copper criteria.
After a few instances of performing destructive analysis on nondiscrepant products, it was decided that this process required testing for proper characterization. A quick search of articles and white papers
yielded comprehensive descriptions of the process itself but not guides on how to set it up in production. Most of the papers available described building a baseline of resistance measurements with known good panels. Ultimately, the process that we desired was to accurately predict the resistance measurements based on drill aspect ratio and copper thickness. This would require a correlation between these measurements and a set of equations. These equations could then be used to set the maximum resistance specification during testing or to determine the copper thickness within plated through-holes without destructive analysis.
Characterization
At Integrated Test Corporation, very high aspect ratio vias are common in production. So, we decided to design a test panel that was 0.300” that could be drilled with coupons including 0.010”, 0.012”, 0.015”, and 0.020” vias to characterize the process for aspect ratios up to 30:1. For each diameter, via coupons were included that were copper plated with 0.0002”, 0.0004”, 0.0006”, 0.0008”, and 0.001”, respectively. To ensure that the proper amount of copper plating was deposited in the holes, boards were processed through many different plating cycles, covering and uncovering coupons with resist during each cycle.
This was found to be more cost-effective than building panels exclusively for each copper plating thickness. However, doing the characterization in this manner would simplify the plating and imaging operations.
To read the full version of this article which originally appeared in the June 2019 issue of PCB007 Magazine, click here.
Suggested Items
Insulectro’s 'Storekeepers' Extend Their Welcome to Technology Village at IPC APEX EXPO
04/03/2024 | InsulectroInsulectro, the largest distributor of materials for use in the manufacture of PCBs and printed electronics, welcomes attendees to its TECHNOLOGY VILLAGE during this year’s IPC APEX EXPO at the Anaheim Convention Center, April 9-11, 2024.
ENNOVI Introduces a New Flexible Circuit Production Process for Low Voltage Connectivity in EV Battery Cell Contacting Systems
04/03/2024 | PRNewswireENNOVI, a mobility electrification solutions partner, introduces a more advanced and sustainable way of producing flexible circuits for low voltage signals in electric vehicle (EV) battery cell contacting systems.
Heavy Copper PCBs: Bridging the Gap Between Design and Fabrication, Part 1
04/01/2024 | Yash Sutariya, Saturn Electronics ServicesThey call me Sparky. This is due to my talent for getting shocked by a variety of voltages and because I cannot seem to keep my hands out of power control cabinets. While I do not have the time to throw the knife switch to the off position, that doesn’t stop me from sticking screwdrivers into the fuse boxes. In all honesty, I’m lucky to be alive. Fortunately, I also have a talent for building high-voltage heavy copper circuit boards. Since this is where I spend most of my time, I can guide you through some potential design for manufacturability (DFM) hazards you may encounter with heavy copper design.
Trouble in Your Tank: Supporting IC Substrates and Advanced Packaging, Part 5
03/19/2024 | Michael Carano -- Column: Trouble in Your TankDirect metallization systems based on conductive graphite or carbon dispersion are quickly gaining acceptance worldwide. Indeed, the environmental and productivity gains one can achieve with these processes are outstanding. In today’s highly competitive and litigious environment, direct metallization reduces costs associated with compliance, waste treatment, and legal issues related to chemical exposure. What makes these processes leaders in the direct metallization space?
AT&S Shines with Purest Copper on World Recycling Day
03/18/2024 | AT&SThe Styrian microelectronics specialist AT&S is taking World Recycling Day as an opportunity to review the progress that has been made in recent months at its sites around the world in terms of the efficient use of resources: