Optimization of Acid Copper Electrodeposition Processes for High-Throwing Power DC Plating

Reading time ( words)

Perhaps one of the three most fundamental aspects of printed circuit fabrication is the metallization and electroplating of throughhole vias and blind via interconnections. Ideally, one should also include fine-line imaging of increasingly smaller feature sizes and via formation, whether by mechanical or laser methods.

Indeed, the foundation of technology roadmaps should, at the very least, encompass a discussion of line widths and spaces, PTH and blind via aspect ratios, and a metric that defines acceptability of plating uniformity and throwing power. These same parameters have been used for nearly four decades to quickly quantify the capability of a fabricator to profitably produce traditional boards. The ability to image conductor lines, and perhaps even more important, the insulating airspace between them, is considered a key characteristic. With surface mount components, a dramatic decrease in plated via hole diameter requirements occurred, and as a result, via holes have become simple vertical interconnections. Now, under competition from laser drilling, both drill bit and machine technology have driven mechanical holes capability much smaller.

In the most recent release of the IPC Technology Roadmap, PTH and blind via diameters and aspect ratios have been defined as to the technology sector where the boards are used. In order to provide a list of key attributes (layer counts, board thickness, number and diameters of vias, etc.) for the PCB, emulators are employed. Emulators (synthetic) are representations of a category of product, combining the attributes common to the type to avoid concerns about disclosure of specific company-proprietary designs. Technologists from around the world were asked to provide their respective view of the PCB technology required for the emulator. This exercise is critical in developing and understanding roadmaps.

Read The Full Article Here

Editor's Note: This article originally appeared in the May 2015 issue of The PCB Magazine.



Suggested Items

I-Connect007 Editor’s Choice: Five Must-Reads for the Week

04/23/2021 | Andy Shaughnessy, I-Connect007
This week, we bring you a wide swath of news, columns, and articles from the past week. Altium announced a new cloud platform that connects design stakeholders with users of its Altium 365 environment. Cadence Design Systems has acquired a company that develops computational fluid dynamics technology to help expand its system analysis offerings.

Time, Space, Structure, and Model Analysis of CCL Price Increase

04/19/2021 | Hu Yang, Zhongtai Securities Research Center
According to the CCL Association, copper foil accounts for the largest proportion of raw materials (traditional CCL uses epoxy resin, glass fiber cloth and copper as raw materials). Copper foil in thin plate accounts for about 30% of the overall cost; in thick plate copper accounts for 50%. In CCL production, using Shengyi Technology and Chaohua Technology as examples, the cost of raw materials accounts for about 88% of the total cost, with labor accounting for about 4%. Other costs such as equipment depreciation account for about 8%.

PCB Sourcing Using PCQR2

03/30/2021 | Al Block, Naji Norder, and Chris Joran, National Instruments
In a global market, it is often difficult to determine the best PCB suppliers for your technology needs, while also achieving the lowest costs for your products. Considering each PCB supplier has their own niche in terms of equipment, process, and performance, uniform test data from the IPC-9151D Process Capability, Quality, and Relative Reliability (PCQR2) Benchmark Test Standard can help find the right source for the board based on its specific technology requirements.

Copyright © 2021 I-Connect007. All rights reserved.