-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Growing Industry
In this issue of PCB007 Magazine, we talk with leading economic experts, advocacy specialists in Washington, D.C., and PCB company leadership to get a well-rounded picture of what’s happening in the industry today. Don’t miss it.
The Sustainability Issue
Sustainability is one of the most widely used terms in business today, especially for electronics and manufacturing but what does it mean to you? We explore the environmental, business, and economic impacts.
The Fabricator’s Guide to IPC APEX EXPO
This issue previews many of the important events taking place at this year's show and highlights some changes and opportunities. So, buckle up. We are counting down to IPC APEX EXPO 2024.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - pcb007 Magazine
Happy’s Essential Skills: Design for Manufacturing and Assembly, Part 2
June 30, 2016 | Happy HoldenEstimated reading time: 9 minutes
Predicting density and selecting design rules is one of the primary planning activity for layout. The actual layout of a PWB is not covered in these columns. The selection of design rules not only affects circuit routing but profoundly affects fabrication, assembly and test.
Balancing the Density Equation
What with the need for more parts on an assembly, or the trend to make things smaller to be portable or for faster speeds, the design process is a challenging one. The process is one of “balancing the density equation” with considerations for certain boundary conditions like electrical and thermal performance. Unfortunately, many designers do not realize that there is a mathematical process to determine the routing rules of a printed circuit. Let me briefly explain: The density equation, as seen in Figure 11, has two parts, the left side, which is the Component Wiring Demand, and the right side, which is the Substrate Wiring Capability (equation 2).
Component PWB Wiring Demand < PWBs Design Rules & Construction Wiring Capabilities Eq. 2
Where:
PWB Wiring Demand = total connection length required to connect all the parts in a circuit.
PWB Wiring Capability = substrate wiring length available to connect all the components.
Four conditions can exist between wiring demand and substrate capability:
- Wiring Demand > Substrate Capability: If the substrate capacity is not equal to the demand the design can never be finished. There is either not enough room for traces or vias. To correct this, either the substrate has to be bigger or components have to be removed.
- Wiring Demand = Substrate Capability: While optimum, there is no room for variability and to complete the design will take an unacceptable amount of time.
- Wiring Demand < Substrate Capability: This is the condition to shoot for. There should be enough extra capacity to complete the design on time and with only a minimum of overspecification and costs.
- Wiring Demand << Substrate Capability: This is the condition that usually prevails. By PC layout, the schedule is tight and timing is all-important. Many choose tighter traces or extra layers to help shorten the layout time. The impact of this is to increase the manufacturing costs 15−50% higher than is necessary. This is sometimes called the “sandbag approach.” It is unfortunate, since the models above would help to create a more planned environment.
Figure 11: “Balancing the Density Equation” to achieve an optimal layout.
Wiring Demand (Wd)[4]
Wiring demand is the total connection length (in inches) required to connect all the parts in a circuit. When the design specifies an assembly size (in square inches), then the wiring density in inches per square inch or cm per square cm. is created. Models early in the design planning process can estimate the wiring demand. Three cases can control the maximum wiring demand:
- The wiring required to break out from a component like a flip chip or chip scale package
- The wiring created by two or more components tightly linked, say a CPU and cache or a DSP and its I/O control
- The wiring demanded by all integrated circuits and discreets collectively.
There are models available to calculate the component wiring demand for all three cases. Since it is not always easy to know which case controls a particular design, it is usually to calculate all three cases to see which one is the most demanding and thus controls the layout.
Wiring demand is defined as:
Wd = Wc x e (in cm/square cm or in./square in.) Eq. 3[4]
Where: Wd = Wiring Demand
Wc = Wiring Capacity
e = PWB Layout Efficiency
Wiring Capacity (Wc)
Substrate wiring capacity is the wiring length available to connect all the components. It is determined by two factors:
- Design Rules—the traces, spaces and via lands, keepouts, etc., that make up the surfaces/layers of the substrate
- Structure—The number of signal layers and the combination of through, and buried vias that permit interconnection between layers and the complex blind, stacked and variable depth vias available in HDI technologies.
These two factors determine the maximum wiring available on the substrate. The maximum wiring times the layout efficiency is what is available to meet the wiring demand. The data is straightforward except for layout efficiency. Layout efficiency expresses what percentage of wiring capacity can be used in the design. The equation for wiring capacity for each signal layer is below. The total substrate capacity is the sum of all the signal layers:
Defined as: Wc = T x L / G (in cm/square cm or in./square in.) Eq. 4 [4]
Where: T = number of traces per wiring channel or distance between two via pads
L = number of signal layers
G = wiring channel width or length between centers of via pads above
Page 2 of 3
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.