EIPC Elects Officers for the Two Years Ahead


Reading time ( words)

On the occasion of their Winter Conference held in Lyon, France on 1st & 2nd February 2018, the Board members of the EIPC held a Board Meeting and after a closely-run ballot the following were elected to their posts.

Chairman: Alun Morgan
Vice-Chairs: Oldřich Šimek and Emma Hudson. Emma will also take over as Treasurer.

Alun Morgan was a director of Isola GmbH prior to retirement, and Oldrich Simek runs his own company in Czech Republic, Pragoboard. Emma Hudson is the well-known face of UL in Europe. Alun continues to prove that retirement is merely a half-way marker in a working life, and has not eased up in the slightest; Oldřich Šimek is a pioneering PCB engineer through and through, whilst Emma Hudson displays the skills required to maintain a work/life balance that seems to include an extra day in each week.

The Winter Conference this year was acclaimed as a resounding success. With a record number of delegates attending a far-from-normal programme of  presentations on matters commercial, technical and intricate, the ‘interval’ comprised a visit to the Alstom factory where they make large train sets for grown-ups.

Keeping EIPC on the right tracks at all times, Executive Director Kirsten Smit-Westenberg said that she was “delighted to have had such a massive attendance to one of their conferences, a truly international mix of both delegates and speakers and with all the indications an industry going through a buoyant period.”

Share

Print


Suggested Items

Innovative Electroplating Processes for IC Substrates

08/27/2019 | S. Dharmarathna, S. Maddux, C. Benjamin, I. Li, W. Bowerman, K. Feng, and J. Watkowski, MacDermid Alpha Electronics Solutions
The decreasing chip scales and smaller line/spacing distances have created unique challenges for both the PCB industry and the semiconductor industry. This paper discusses innovative additive packages for direct-current copper electroplating specifically for IC substrates, which offer better trace profile and deliver via fill and through-hole plating. It also describes two electrolytic copper plating processes, the selection of which could be based on the via size and the dimple requirements of the application.

Vertical Conductive Structures, Part 3: Design Tool Techniques

08/23/2019 | Ed Hickey and Mike Catrambone, Cadence Design Systems, and Joan Tourné, Nextgin Technology
New vertical conductive structure (VeCS) technology can reduce layer count and improve signal integrity without the need for sequential technologies. VeCS is different than traditional through-hole vias, microvias, and ELIC designs, which are more expensive and require a high number of laminations, drilling, and plating cycles to build up a reasonable number of layers.

Kelvin Characterization to Accurately Predict Copper Thickness

07/01/2019 | Article by Brandon Sherrieb, Integrated Test Corporation
A few years ago at Integrated Test Corporation, we found that the reaction plan for void fallout at electrical test was ineffective and not standardized. Like many PCB manufacturing facilities (including a Sanmina shop that I used to work at), the reaction plan consisted of cross section analysis to determine the void type.



Copyright © 2019 I-Connect007. All rights reserved.