-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Growing Industry
In this issue of PCB007 Magazine, we talk with leading economic experts, advocacy specialists in Washington, D.C., and PCB company leadership to get a well-rounded picture of what’s happening in the industry today. Don’t miss it.
The Sustainability Issue
Sustainability is one of the most widely used terms in business today, especially for electronics and manufacturing but what does it mean to you? We explore the environmental, business, and economic impacts.
The Fabricator’s Guide to IPC APEX EXPO
This issue previews many of the important events taking place at this year's show and highlights some changes and opportunities. So, buckle up. We are counting down to IPC APEX EXPO 2024.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - pcb007 Magazine
3D Convergence of Multiboard PCB and IC Packaging Design
July 18, 2018 | Bob Potock, ZukenEstimated reading time: 3 minutes
The electronic product design process is being challenged like never before, with the need to develop feature-rich, light, compact products at a lower cost, in less time. To address these challenges, designers are combining chips and boards in new configurations, such as complex 3D stacked structures, or new packaging technologies like package-on-package (PoP) and system-in-package (SiP). They are also embedding passive and active components on inner layers, inside cavities and within the dielectric of the board stack-up.
Traditional 2D PCB design systems are used to design one PCB at a time in isolation from the other PCBs within a product, and also in isolation from the ICs, packages, and enclosure. Validating connections between the PCBs, collision checking the boards to the enclosure, and reducing interconnection distance to the ICs requires time-consuming manual operations that are error-prone and limit the potential for reuse.
A new generation of 3D multiboard product-level design tools offer major improvements by managing multiboard placement in both 2D and 3D, and enabling co-design of the chip, package and board in a single environment. Multiboard design makes it possible to create and validate a design with any combination of system-on-chips (SOCs), packages, and PCBs as a complete system. Chip-package-board co-design enables designers to optimize routability via pin assignment and I/O placement to minimize layer counts between the package, chip and board. The new design methodology makes it possible to deliver more functional, higher performing and less expensive products to market in less time.
Multiboard Design Challenges
Today’s complex multiboard electronic products create design challenges, such as planning and management of interconnects at the system level. In current-generation tools, the signal verification process for a multiboard design involves exporting pin lists that include net names for each board connector and correlating the net names to the master list of net names. In many cases, it’s also necessary to manually verify each board connector’s signal name. With mechanical engineers and board designers working with disconnected systems it’s difficult, if not impossible, to intelligently manage connectivity and changes between boards. Using a spreadsheet or some other disconnected document to manage the large number of interconnects between the PCBs in the system is time-consuming and prone to error.
When mechanical engineers have inaccurate information on the electrical design or electrical engineers have inaccurate information on the mechanical design, the result in many cases is that batteries don’t fit, mounting screws create shorts against PCBs, and connectors don’t mate with packaging openings. Improper management can easily result in wasted product development time, scrapped boards and slipped schedules.
The combination of increasing capabilities, shrinking size and more complex external shapes means that electronics must increasingly consider the shape of the package while the mechanical design is more dependent than ever on the physical aspects of the internal electronics. Multi-board designs make ECAD-to-MCAD translation more difficult because of the need to communicate the position of connectors and other common points between the boards.
Yet in the current generation of tools, the collision-checking process involves exporting placement information, usually in IDF format, for each PCB to a mechanical engineer for assembly analysis. PCB design tools have continued to focus on working in 2D on one PCB at a time, with the electrical work done in 2D and then the 2D design being exported into 3D mechanical design software where the boards are positioned and checked for interference. The PCB designer is unable to, for example, position two boards on top of each other to see how they fit together. This is normally done after the board design has been exported to the mechanical design tool. Interdependencies between interlocking boards and their enclo-sure in complex products are critical.
To read this entire article, which appeared in the June 2018 issue of Design007 Magazine, click here.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.