Advanced Copper Plating Process for Any Layer Via Fill Applications with Thin Surface Copper


Reading time ( words)

Abstract

Copper-filled microvias are a key technology in high-density interconnect (HDI) designs that have enabled increasing miniaturization and densification of printed circuit boards for the next generation of electronic products. Compared with standard plated through holes (PTHs), copper-filled vias provide greater design flexibility, improved signal performance, and can potentially help reduce layer count, thus reducing cost.  Considering these advantages, there are strong incentives to optimize the via filling process.

This article presents an innovative DC acid copper via fill formulation, for vertical continuous plating (VCP) applications which rapidly fills vias while minimizing surface plating. For instance, a 125 µm x 75 µm via was filled with just 10 µm copper deposited on the outer layer surfaces. X-ray diffraction studies were done to obtain information about the grain structure (texture) of the deposit. Based on determination of the Lotgering factor, the study shows that the (111) plane has a slight preference (Lotgering factor ~0.2) over other typical planes (e.g., 200, 220, and 311). X-ray diffraction (XRD), focus ion beam (FIB), and scanning electron microscopy (SEM) data show that there is no significant change in the grain structure even after the bath was aged up to 150 Ah/L. This formulation contains no harmful formaldehyde, which was classified in 2016 by the European Union as a carcinogen, thereby restricting its use in electroplating formulations. These regulations in the future, could expand into other regions as well. Therefore, having no formaldehyde is an added advantage for safe operation and waste disposal.

To read the full version of this article which appeared in the June 2018 issue of PCB007 Magazine, click here.

Share

Print


Suggested Items

The ICT 2019 Christmas Seminar

12/16/2019 | Pete Starkey, I-Connect007
Since 2016, the Institute of Circuit Technology (ICT) has held its northern area Christmas seminar at the Majestic Hotel in Harrogate—the elegant and historic English spa town in North Yorkshire. Pete Starkey provides an overview of this popular ICT event.

Calumet Electronics and Averatek Team Up on A-SAP

12/02/2019 | Nolan Johnson, PCB007
Nolan Johnson talks with Brian Hess of Calumet Electronics and Mike Vinson of Averatek about the new, insertable additive processes that the companies are working on together to help factories running primarily subtractive processes to quickly convert to very high-density interconnect (HDI) features, including trace and space from 2.5-mil line and space to 1-mil line and space and below.

Decreasing Bend Radius and Improving Reliability- Part II

11/22/2019 | Kelsey Smith, All Flex
Many of the issues that arise when using a flex circuit come from a lack of knowledge about how to properly design one, especially when the circuit is required to bend. Many novices will design a circuit that calls for bending the flex in too tight of a bend radius, which can cause damage to the circuit and lower the reliability of the end product. This series of articles will focus on the seven key aspects to consider when designing for maximum durability and maximum “flexibility.”



Copyright © 2020 I-Connect007. All rights reserved.