Robert Hanson to Present at Cascade DC Chapter Meeting Sept. 18


Reading time ( words)

Be sure to sign up for the upcoming IPC Designers Council Cascade Chapter seminar on September 18, 2019 at Lake Washington Institute of Technology. Americom Seminars President Robert Hanson, a veteran high-speed design instructor, will present "Differential Signaling: Tradeoffs for Optimization of Signal Quality and Routing.” This evening event is free and dinner will be provided, courtesy of Cadence Design Systems. Don't miss out on this great educational opportunity to advance your knowledge and design skills.

During this seminar, attendees will learn about the attributes of loosely/tightly coupled differential pairs, as well as definitions and examples of differential-mode and common-mode voltage, current and differential impedance, both odd and even modes. The advantages and disadvantages of edge (side-by-side), broadside (dual), asymmetric and microstrip differentials will also be discussed.

Pertinent topics regarding reflections and crosstalk in differentials will be included. Metastability, clock skew, driver skew, bit pattern sensitivity, ISI, skin effect, dielectric constant, jitter, BER, and the eye diagram are part of the session. Other topics that will be discussed include matching electrical lengths, differential unbalance, controlling Zo, differential/common mode radiation, transversing connectors, and other signal quality issues and design guides.

Attendees will learn

  • All voltage, impedance, and current definitions for differential signaling.
  • Comparison of edge, broadside, asymmetric, and microstrip differential layouts and effectiveness in controlling crosstalk and radiated emissions.
  • How to overcome differential unbalance.
  • How to control Zo when switching from loosely coupled to tightly coupled (and vice versa) differential layouts.
  • The major drawback when using broadside differentials.
  • Why differential signaling is essential for long haul, high-speed transmission lines.

To sign up, please go to our website: http://cascade-ipcdc.org

Meeting Agenda

5:45 pm to 6:00 pm: Dinner is served
6:00 pm to 8:30 pm: Presentation
8:30 pm to 8:40 pm: Q&A
8:40 pm to 8:45 pm: Door prize drawings

Next Chapter meeting: December 4, 2019

Tim Mullin, President
IPC Designers Council - Cascade Chapter
http://cascade-ipcdc.org
Cell: (253) 229-6914

 

Share

Print


Suggested Items

‘The Trouble with Tribbles’

06/17/2021 | Dana Korf, Korf Consultancy
The original Star Trek series came into my life in 1966 as I was entering sixth grade. I was fascinated by the technology being used, such as communicators and phasers, and the crazy assortment of humans and aliens in each episode. My favorite episode is “The Trouble with Tribbles,” an episode combining cute Tribbles, science, and good/bad guys—sprinkled with sarcastic humor.

IPC-2581 Revision C: Complete Build Intent for Rigid-Flex

04/30/2021 | Ed Acheson, Cadence Design Systems
With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.

Why We Simulate

04/29/2021 | Bill Hargin, Z-zero
When Bill Hargin was cutting his teeth in high-speed PCB design some 25 years ago, speeds were slow, layer counts were low, dielectric constants and loss tangents were high, design margins were wide, copper roughness didn’t matter, and glass-weave styles didn’t matter. Dielectrics were called “FR-4” and their properties didn’t matter much. A fast PCI bus operated at just 66 MHz. Times have certainly changed.



Copyright © 2021 I-Connect007. All rights reserved.