DFM 101: Edge Plating


Reading time ( words)

One of the biggest challenges facing PCB designers is not understanding the cost drivers in the PCB manufacturing process. This article is the latest in a series that will discuss these cost drivers (from the PCB manufacturer’s perspective) and the design decisions that will impact product reliability.  

What is Edge Plating?
Edge plating is the encapsulation of the edges of printed circuit boards to improve EMI shielding of higher frequency designs, as well as for improving chassis ground in systems. The requirement for edge plating is being implemented for single axis, as well as multiple axis edges of the circuit board, including all four edges.

 DFM101-fig1_0322.jpg

Edge plating is created when a rout path is implemented prior to the metallization of the circuitry features of the printed circuit board and is sometimes referred to as “plated rout.” The design requirements for implementing this technology are dependent on the requirement for the number of edges of each board, the size of the board, and whether the boards will be delivered in a multi-up array. 

Stability of the material used for manufacturing of the board will also play a part in the development of the routing requirements. Materials where the reinforcement is not the standard glass-reinforced FR-4 type may require an alternative routing design to improve the structure of the parts inside the panel that is used to carry the parts during manufacturing. The parts are processed still intact inside the carrier panel, also called an array, used for manufacturing and assembly, requiring the development of tabs in some cases for edge plating. For a single edge requiring plating, tabs may not be required for stability. 

Development of Tabs for Transporting the Panels
The drawing on the left in Figure 2 shows how perforated tabs are implemented for a circuit that is manufactured in a multiple-up array. The requirement is that the tabs being used to hold the board in the array will be broken off after the assembly operation (also called singulation). Figure 2 (right) shows a solid tab that is placed at the plated rout process. In both cases the internal and external layer artwork around the tabs must be void of metal. This will prevent the metal from being exposed in the singulation process. When a solid tab is used, the tab is removed at the final fabrication stage using a router (the same router that removes standard parts from the carrier panels). Removal of the tab will leave a small protrusion along the edge of the part. 

Also detailed are the minimum requirements for the dimensions of the tabs. Placement of the tabs is based on assembly requirements and materials being used to construct the circuits. Less dimensionally stable materials, typically non-reinforced materials, as well as thin (0.200”), will require additional tabs for stability in processing. Conservatively, the tabs are placed every two inches along the plated edges. For non-FR-4 materials this is more the rule.

DFM101-fig2_0322.jpg 

 

Design Rules for Plated Edges
It is required that the plating not only encapsulate the edge of the panel, but that the plating also wrap around to the surface of the panel. This is shown in Figure 3, and the minimum distance the plating is required to wrap around to the surface is 0.015”. The wrap-around is required for internal processing and adhesion of the plating to the edge. Also detailed is the minimum distance a feature can be placed to the wrap around plating (0.010”) as well as the distance required for an adjacent routed feature (0.100”). 

DFM101-fig3and4_0322.jpg 

It is typical that the plating be continuous along the entire edge of the circuit, but interruptions in the plating can be designed with two methods. By placing a tab at the interruption, and subsequently removing it, the tab prevents the plating (Figure 4a). Alternatively, the plating interruptions can be removed at the final routing stages. The subsequent removal of the plating will leave a small tab or an indentation into the circuit (Figure 4b). The indentation is created when the router bit contacts the edge where the plating is removed and advances into the circuit to completely remove the plating. When the interruption of the plating is a minimum of 0.200” the use of a tab to prevent the continuous plating can be used. When less than 0.200” the edge will be plated entirely across and subsequently removed by the routing process described. 

Edge plating typically involves the connection of one or more of the internal planes in a board. These planes extend to the edge of the board and are electrically connected by the plating process. Those layers are typically fabricated with a polarity border (ref. 0.050”) to prevent exposed copper when they are routed and removed from a panel. 

Figure 4: a) By placing a tab at the interruption, and subsequently removing it, the tab prevents the plating; b) the subsequent removal of the plating will leave a small tab or an indentation into the circuit.  

Understanding the cost drivers in PCB fabrication and early engagement between the designer and the fabricator are crucial elements that lead to cost-effective design success. Following your fabricator’s DFM guidelines is the first place to start. 

Anaya Vardya is president and CEO of American Standard Circuits; co-author of The Printed Circuit Designer’s Guide to… Fundamentals of RF/Microwave PCBs and Flex and Rigid-Flex Fundamentals; and author of Thermal Management: A Fabricator's Perspective. Visit I-007eBooks.com to download these and other free, educational titles. He also co-authored “Fundamentals of Printed Circuit Board Technologies” and provides a discussion of flex and rigid flex PCBs at RealTime with… American Standard Circuits. 

Share




Suggested Items

Plating on Silver: What’s Old is New Again

07/07/2022 | Denis Jacques, Technic Inc.
About three decades ago, immersion silver, a nitrate-based process, gained a lot of market share in the world of PCB final finishes. More economical than ENIG, flat, solderable, and conductive, it had everything going for it—everything but corrosion resistance in a harsh environment, that is. Champagne voids were also an issue, along with line reduction. But the worst drawback, the characteristic that made the part short over time, was creep corrosion. A build-up of copper sulfide salt that grows in contact with a sulfur-rich environment, heat, and moisture resulted in failures in the field. This was enough to scar the process for good.

EIPC Summer Conference 2022: Day 2 Review

06/29/2022 | Pete Starkey, I-Connect007
Örebro, Sweden on June 15 brought a bright and early start to Day 2 of the EIPC Summer Conference for those who had enjoyed the previous evening’s networking dinner, but had resisted the temptation to over-indulge or to carry on their long-awaited catch-up conversations with old friends into the small hours. All but a few were in their seats for 9 a.m., awake and attentive for Session 4 of the conference, on the theme of new process technologies, moderated by Martyn Gaudion, CEO of Polar Instruments.

EIPC Summer Conference 2022: Day 1 Review

06/28/2022 | Pete Starkey, I-Connect007
At last, a live EIPC conference and this time in the Swedish city of Örebro, “where history and contemporary culture converge,” a pleasant and convenient location for an event that included a privileged visit to the Ericsson facility in Kumla. Around 100 delegates made the journey and the Örebro Scandic Grand Hotel was an excellent conference venue for the June 14-15 conference.



Copyright © 2022 I-Connect007. All rights reserved.